As a point of further interest, it might be noted that the P.+m-, and Pn+m_2 columns of Pn+m.1 Pn±m-2 An alternate approach which we found useful for our programmed ALU/Wallace tree structure requires only the INcLUSIVE-OR of the sign bits in each columnn:
Xn-1 UYm-1 Xn-1 UYm-1 Pn+m_l P.+m_2
All three approaches are equivalent, as can be easily verified by direct evaluation of the logical expressions for a binary full adder.
Also, in many applications the Pn+m-i bit constitutes redundant information aind its formation can be omitted entirely. Certainly Pn+rn-1 agrees with Pn,+m-2 in all but the special case wherein the product of the greatest negative operands is desirable. 
